#### FUNCTIONAL SPECIFICATION

for the

### ADVANCED AMIGA CHIP SET (AA)

Editor: R. Raible Contributors: S. Shanson

Copyright 1991 COMMODORE ELECTRONICS LTD.

Information contained herein is the unpublished, confidential and trade secret property of Commodore Business Machines, Inc. Use, reproduction or disclosure of this information without prior explicit written permission of Commodore is strictly prohibited.

#### PRELIMINARY

	corrected ESPRM4	& OSPRM4 to	be init. to 1
	added new LISAID		
	added interlocks	and Spence's	s mode list.
4/18/91 a	added LISA sprit	e scan-doubli	ing support.
4/11/91 a	added Spence's c	corrections.	

#### Summary of New features for AA

- 32 bit wide data bus supports input of 32-bit wide bitplane data and allows doubling of memory bandwidth. Additional doubling of bandwidth can be achieved by using Fast Page Mode Ram. The same bandwidth enhancements are available for sprites. Also the maximum number of bitplanes useable in all modes was increased to eight (8).
- The Color Palette has been expanded to 256 colors deep and 25 bits wide (8 RED, 8 GREEN, 8 BLUE, 1 GENLOCK). This permits display of 256 simultaneous colors in all resolutions. A palette of 16,777,216 colors is available in all resolutions.
- 28Mhz clock input allows for cleaner definition of HIRES and SHRES pixels. ALICE's clock generator is synchronized by means of LISA's 14MHz and SCLK outputs. Genlock XCLK and XCLKEN\* pins have been eliminated (external MUX is now required).
- A new register bit allows sprites to appear in the screen border regions (BRDRSPRT).
- A bitplane mask field of 8 bits allows an address offset into the color palette. Two 4-bit mask fields do the same for odd and even sprites.
- In Dual Playfield modes, 2 4-bitplane playfields are now possible in all resolutions.
- Two Extra high-order playfield scroll bits allow seamless scrolling of up to 64 bit wide bitplanes in all resolutions. Resolution of bitplane scroll, display window, and horizontal sprite position has been improved to 35ns in all resolutions.
- A new 8 bitplane HAM mode has been created, 6 for colors and 2 for control bits. All HAM modes are available in all resolutions (not just LORES as before).
- A RST input pin has been added, which resets all the bits contained in registers that were new for ECS or LISA: BPLCON3, BPLCON4, CLXCON2, DIWHIGH, FMODE
- Sprite resolution can be set to LORES, HIRES, SHRES, independent of bitplane resolution.
- Attached Sprites are now available in all resolutions.
- Hardware Scan Doubling support has been added for bitplanes and sprites. This is intended to allow 15KHz screens to be intelligently displayed on a 31KHz monitor, and share the display with 31KHz screens.

#### EXPLANATION OF NEW FEATURES

## Bitplanes

There are now 8 bitplanes instead of 6. In single playfield modes they can address 256 colors instead of just 64. As long as the memory architecture supports the bandwidth, all 8 bitplanes are available in all 3 resolutions. In the same vein, 4+4 bitplane dual playfield is available in all 3 resolutions, unless bitplane

scan-doubling is enabled, in which case both playfields share the same bitplane modulus register. Bits 15 thru 8 of BPLCON4 comprise an 8 bit mask for the 8 bit bitplane address, XOR'ing the individual bits. This allows the copper to exchange color maps with a single instruction. BPLCON1 now contains an 8 bit scroll value for each of the playfields. Granularity of scroll now extends down to 35nSec.(1 SHRES pixel), and scroll can delay playfield thru 32 bus cycles. Bits BPAGEM and BPL32 in new register FMODE control size of bitplane data in BPL1DAT thru BPL8DAT.

The old 6 bitplane HAM mode, unlike before, works in HIRES and SHRES resolutions. As before bitplanes 5 and 6 control its function as follows:

BP6	1	BP5		RED		GREEN		BLUE	
0	1	0	1	select ne	w ba	ase regist	er(1	of 16)	1
0	i	1	i	hold	1	hold	İ	modify	į
1	ĺ	0	1	modify	i	hold	-	hold	-
1	1	1	1	hold	1	modify	-	hold	- 1

There is a new 8 bitplane HAM (Hold And Modify) mode. This mode is invoked when BPU field in BPLCONO is set to 8, and HAMEN is set. Bitplanes 1 and 2 are used as control bits analagous to the function of bitplanes 5 and 6 in 6 bitplane HAM mode:

BP2	1	BP1	RED	GREEN	BLUE	1
0	1	0	select new	base register (1	of 64)	
0	1	1	hold	hold	modify	1
1		0	modify	hold	hold	
1	-	1	hold	modify	hold	1

Since only 6 bitplanes are available for modify data, the data is placed in the 6 MSB. The 2 LSB are left unmodified, which allows creation of all 16,777,216 colors simultaneously, assuming one had a large enough screen and picked one's base registers judiciously. This HAM mode also works in HIRES and SHRES modes.

For compatibility reasons EHB mode remains intact. Its existence is rather moot in that we have more than enough colors in the color table to replace its functionality. As before, EHB is invoked whenever SHRES=HAMEN=DPF=0, and BPU=6. Please note that starting with ECS DENISE there is a bit in BPLCON2 which disables this mode(KILLEHB).

Bits PF2OF2,1,0 in BPLCON3 determine second playfield's offset into the color table. This is now necessary since playfields in DPF mode can have up to 4 bitplanes. Offset values are as defined in register map.

BSCAN2 bit in FMODE enables bitplane scan-doubling. When V0 bit of DIWSTRT matches V0 of vertical beam counter, BPL1MOD contains the modulus for the display line, else BPL2MOD is used. When scan-doubled both odd and even bitplanes use the same modulus on a given line, whereas in normal mode odd bitplanes used BPL1MOD and even bitplanes used BPL2MOD. As a result Dual Playfield screens will probably not display correctly when scan-doubled.

Sprites

Bits SPAGEM and SPR32 in FMODE whether size of sprite load data in SPR0DATA(B) thru SPR7DATA(B) is 16,32, or 64 bits, analagous to bitplanes. BPLCON3 contains several bits relating to sprite behavior. SPRES1 and SPRES0 control sprite resolution, whether they

conform to the ECS standard, or override to LORES, HIRES, or SHRES. BRDRSPRT, when high, allows sprites to be visible in border areas. ESPRM7 thru ESPRM4 allow relocation of the even sprite color map. OSPRM7 thru OSPRM4 allow relocation of the odd sprite color map. In the case of attached sprites OSPRM bits are used.

SSCAN2 bit in FMODE enables sprite scan-doubling. When enabled, individual SH10 bits in SPRxPOS registers control whether or not a given sprite is to be scan-doubled. When V0 bit of SPRxPOS register matches V0 bit of vertical beam counter, the given sprite's DMA is allowed to proceed as before. If they don't match, then sprite DMA is disabled and LISA reuses the sprite data from the previous line. When sprites are scan-doubled, only the position and control registers need be modified by the programmer; the data registers need no modification.

NOTE: Sprite vertical start and stop positions must be of the same parity, i.e. both odd or both even.

Video

BYPASS bit in BPLCONO allows prioritized color address to bypass the color table and exit LISA on R(7:0) bus. SOGEN bit in BPLCON2 determines state of SOG output. This was intended to signal Video DAC chip (KELLY) to superimpose composite signal onto analog green output, but should come out on the video slot for custom video applications. Horizontal blanking registers HBSTART and HBSTOP have been added to LISA, eliminating the need for an external blanking input pin. There is now a BLANK output which allows the analog level for blanking to be different than black. This signal also should be included in a redefined video bus. BRDRBLNK bit in BPLCON3 allows the background to be BLACK and not the contents of COLOROO. Though the name of this bit is now a misnomer, I intend to leave the name intact.

## Compatibility

RST\_ pin resets all bits in all registers new to AA. These registers include: BPLCON3, BPLCON4, CLXCON2, DIWHIGH, FMODE.

ECSENA bit (formerly ENBPLCN3) is used to disable those register bits in BPLCON3 that are never accessed by old copper lists, and in addition are required by old-style copper lists to be in their default settings. Specifically, ECSENA forces the following bits to their default low settings:BRDRBLNK, BRDNTRAN, ZDCLKEN, EXTBLKEN, and BRDRSPRT. When ECSENA is set high again, the former settings for these bits are restored.

CLXCON2 is reset by a write to CLXCON, so that old game programs will be able to correctly detect collisions.

DIWHIGH is reset by writes to DIWSTRT or DIWSTOP. This interlock is inherited from ECS Denise.

## Genlock Stuff

Lots of new genlock features were added to ECS DENISE and are carried over to LISA. ZDBPEN in BPLCON2 allows any bitplane, selected by ZDBPSEL2,1,0, to be used as a transparency mask (ZD pin mirrors contents of selected bitplane). ZDCTEN disables the old COLOR00 is transparent mode, and allows the bit31 position of each color in the color table to control transparency. ZDCLKEN generates a 14MHz clock synchronized with the video data that can be used by video post-processors. Finally, BRDNTRAN in BPLCON3 generates an opaque border region which can used to frame live video.

### Color Lookup Table

The color table has grown from 32 13-bit registers to 256 25-bit registers. Several new register bits have been added to BPLCON3 to facilitate loading the table with only 32 register addresses. LOCT, selects either the 16 MSB or LSB for loading. Loading the MSB always loads the LSB as well for compatibility, so when 24 bit colors are desired load LSB after MSB. BANK2,1,0 select 1 of 8 32 address banks for loading as follows:

BANK2	1	BANK1		BANK0		Color Ad	ldı	ress	Raņg	e
0		0		0		COLOR00 COLOR20	-	COLO	R3F	
0	-	1	1	0		COLOR40				
0		1	1	1	11	COLOR60				
1	1	0	1	0		COLOR80				
1	1	0		1		COLORA0				
1		1	1	0		COLORC0				
1		1		1	11	COLORE 0	-	COLO	RFF	

RDRAM bit in BPLCON2 causes LISA to interpret all color table accesses as reads.  $\dot{\phantom{a}}$ 

Note: There is no longer any need to "scramble" SHRES color table entries. This artifice is no longer required and people who bypass ECS graphics library calls to do their own 28MHz graphics are to be pointed at and publicly humiliated.

#### Collision

A new register CLXCON2 contains 4 new bits. ENBP7 and ENBP6 are the enable bits for bitplanes 7 and 8, respectively. Similarly, MVBP7 and MVBP8 are their match value bits. CLXDAT is unchanged.

#### Horizontal Comparators

All programmable comparators with the exception of VHPOSW have 35nSec resolution.:DIWHIGH, HBSTRT, HBSTOP, SPRCTL, BPLCON1. BPLCON1 has additional high-order bits as well. Note that horizontal bit position representing 140nSec resolution has been changed to 3rd least significant bit, where before it used to be a field's LSB. For example, bit 00 in BPLCON1 used to be named PF1HO and now it's called PF1H2.

#### Mouse/Joysticks

A two pin serial mouse interface replaces the 4 pin CCK multiplex scheme. This change is transparent to the programmer and allows 8 extra bits to be shifted in as well. These are displayed in the 8 MSB of LISAID and are intended for hardware configuration information. The mouse counters are updated only 1/16 as often as before (223 KHz), but this should be transparent to the user.

## Coercion of 15KHz to 31KHz

We have added new hardware features to LISA to aid in properly displaying 15KHz and 31KHz viewports together on the same 31KHz display. LISA can globally set sprite resolution to LORES, HIRES, or SHRES. LISA will ignore SH10 compare bit in SPRxPOS when scan-doubling, thereby allowing ALICE to use these bits to individually set scan-

STRVBL

STRHOR

& ~03A S

& ~03C S

D

#### List of Registers ordered by Address

```
Symbols Used:
&=Register used by DMA channel only.
%=Register used by DMA channel usually, processors sometimes.
+=Address register pair.Low word uses DB1-DB15, High word DB0-DB4.
~=Address not writable by the Coprocessor unless COPCON bit 1 is set true.
h=new for HiRes chip set
p=new for IAA chip set
A=Agnus/Alice chip, D=Denise/Lisa chip, P=Paula chip
W=Write, R=Read,
ER=Early read. This is a DMA data transfer to RAM, from either the Disk
   or from the Blitter . Ram timing requires data to be on the bus
   earlier than microprocessor read cycles. These transfers are therefore
   initiated by Agnus timing, rather than a read address on the
   register address bus (RGA).
S=Strobe (write address with no register bits)
PTL, PTH=20 bit Pointer that addresses DMA data. Must be reloaded by a processor
    before use (Vertical blank for Bit Plane and Sprite pointers, and
prior to starting the Blitter for Blitter pointers). (old chips- 18 bits) LCL, LCH=20 bit Location (starting address) of DMA data. Used to automaticall
    restart pointers, such as the Coprocessor program counter (during
    vertical blank), and the Audio sample counter (whenever the audio length count is finished) (Old chips- 18 bits)
MOD=15 bit Modulo. A number that is automatically added to the memory address
    at the end of each line to generate the address for the beginning of
    the next line. This allows the Blitter (or the Display Window) to
    operate on (or display) a window of data that is smaller than the
    actual picture in memory. (memory map) Uses 15 bits, plus sign extend.
            ADDR R/W CHIP(s) FUNCTION
BLTDDAT & ~000 ER A
                                Blitter dest. early read (dummy address)
DMACONR
             ~002 R A P DMA control (and blitter status) read
          ~004 R A Read Vert most sig. bits (and frame flop)
~006 R A Read Vert and horiz Position of beam
& ~008 ER P Disk data early read (dummy address)
VPOSR
VHPOSR
DSKDATR
```

	-	000			-	Didna data tarry read (admin) address,
JOY ODAT		~00A	R		D	Joystick-mouse 0 data (vert, horiz)
JOY1DAT		~00C	R		D	Joystick-mouse 1 data (vert, horiz)
CLXDAT		~00E	R		D	Collision data reg. (Read and clear)
ADKCONR		~010	R		P	Audio, disk control register read
POTODAT		~012	R		P	Pot counter pair 0 data (vert, horiz)
POT1DAT		~014			P	Pot counter pair 1 data (vert, horiz)
POTINP			R		P	Pot pin data read
SERDATR			R		P	Serial Port Data and Status read
DSKBYTR		~01A			P	Disk Data byte and status read
INTENAR			R		P	Interrupt Enable bits Read
INTREOR			R		P	Interrupt Request bits read
DSKPTH	+	~020	W	A		Disk pointer (High 5 bits)
DSKPTL			W	A		Disk pointer (Low 15 bits)
DSKLEN	,	~024	W	11	P	Disk length
DSKDAT	2		W		P	Disk DMA Data write
REFPTR		~028	W	A	_	Refresh pointer
VPOSW	α	~02A		A		Write Vert most sig. bits (and frame flop)
VHPOSW		~02C	W	A		Write Vert and horiz Position of beam
COPCON			W	A	D	
SERDAT		~030	W	A	D	Coprocessor control register (CDANG)
SERPER		~030			P	Serial Port Data and stop bits write
POTGO					P	Serial Port Period and control
		~034	W		P	Pot count start, pot pin drive enable and data
JOYTEST		~036	W		D	Write to all 4 Joystick-mouse counters at once.
STREQU	8	~038	S		D	Strobe for horiz sync with VB and EQU

D P Strobe for horiz sync

Strobe for horiz sync with VB (Vert. Blank)

```
& ~03E S
~040 W
~042 W
~044 W
~046 W
+ ~048 W
+ ~04A W
STRLONG
                           D
                                     Strobe for identification of long horz. line.
BLTCON0
                           A
                                    Blitter control register 0
BLTCON1
                                    Blitter control register 1
                           A
BLTAFWM
                                    Blitter first word mask for source A
                           A
                               Blitter last word mask for source A
Blitter Pointer to source C (High 5 bits)
Blitter Pointer to source C (Low 15 bits)
BLTALWM
                           A
BLTCPTH
                           A
                        Blitter Pointer to source C (Low 15 bits)

A Blitter pointer to source B (High 5 bits)

A Blitter pointer to source B (Low 15 bits)

A Blitter Pointer to source A (High 5 bits)

A Blitter Pointer to source A (Low 15 bits)

A Blitter Pointer to destn. D (High 5 bits)

A Blitter Pointer to destn. D (Low 15 bits)

A Blitter Pointer to destn. D (Low 15 bits)

Blitter start and size (window width, height)

Blitter control 0 lower 8 bits (minterms)
                          Ā
BLTCPTL
           + ~04C W
BLTBPTH
           + ~04E W
BLTBPTL
           + ~050 W
BLTAPTH
BLTAPTL
           + ~052 W
BLTDPTH
           + ~054 W
          + ~056 W
BLTDPTL
            ~058 W
BLTSIZE
BLTCONOL h ~05A W
          h ~05C W
h ~05E W
~060 W
~062 W
~064 W
~066 W
                          A Blitter V size (for 15 bit vert size)
BLTSIZV
BLTSIZH
                          A
                                    Blitter H size & start (for 11 bit H size)
                                    Blitter Modulo for source C
BLTCMOD
                          A
BLTBMOD
                          A
                                    Blitter Modulo for source B
BLTAMOD
                          A
                                    Blitter Modulo for source A
                         A
                                    Blitter Modulo for destn. D
BLTDMOD
               ~068
              ~06A
              ~06C
              ~06E ·
BLTCDAT
            & ~070 W A
                                    Blitter source C data reg
BLTBDAT & ~072 W A
                                    Blitter source B data reg
BLTADAT
           & ~074 W
                         A
                                    Blitter source A data reg
              ~076
            &h 078 W
SPRHDAT
                                    ext logic UHRES sprite pointer & data identifier
                          A
           (BPLHDAT)
LISAID
                                    Chip Revision level for Denise/Lisa
DSKSYNC
                                    Disk sync pattern register for disk read.
                                    Coprocessor first location reg (High 5 bits)
Coprocessor first location reg. (Low 15 bits)
Coprocessor second location reg. (High 5 bits)
COP1LCH
COP1LCL
COP2LCH + 084 W
                         A
COP2LCL
           + 086 W
                        A
                                  Coprocessor second location reg(Low 15 bits)
               088 S A
                                  Coprocessor restart at first location
COP JMP 1
COPJMP2
               08A S
                                   Coprocessor restart at second location
                         A
               08C W
COPINS
                                    Coprocessor inst. fetch identify
                         A
               08E W A D
DIWSTRT
                                    Display Window Start (upper left vert-hor pos)
               090 W
                                    Display Window Stop (lower right vert-hor pos)
DIWSTOP
                         A D
           090 W
092 W
094 W
096 W
098 W
09A W
09C W
09E W
+ 0A0 W
                          A
DDFSTRT
                                    Display bit plane data fetch start (hor pos)
DDFSTOP
                          A
                                    Display bit plane data fetch stop(hor pos)
DMACON
                          A P
                                    DMA control write (clear or set)
                          D
CLXCON
                                    Collision control
INTENA
                               P
                                    Interrupt Enable bits (clear or set bits)
INTREO
                               P
                                    Interrupt Request bits (clear or set bits)
ADKCON
                               P
                                    Audio, Disk, UART, Control
                        A
                                    Audio channel 0 location (High 5 bits)
AUDOLCH
              OA2 W
AUDOLCL
                        A
                                    Audio channel 0 location (Low 15 bits)
                              P
               OA4 W
                                    Audio Channel O length
AUD OLEN
AUD OPER
               0A6 W
                              P
                                    Audio channel O Period
                              P
AUD OVOL
               0A8 W
                                    Audio Channel O Volume
AUD ODAT
            W AAO &
                                    Audio channel 0 Data
                OAC
                OAE
AUD1LCH
           + 0B0 W
                                    Audio channel 1 location (High 5 bits)
                          A
           + 0B2 W 0B4 W 0B6 W 0B8 W
                                    Audio channel 1 location (Low 15 bits)
Audio Channel 1 length
AUD1LCL
                          A
AUD1LEN
                               P
                                    Audio channel 1 Period
AUD1PER
                               P
                               P
AUD1VOL
                                    Audio Channel 1 Volume
            & OBA W
                               P
AUD1DAT
                                    Audio channel 1 Data
               OBC
               OBE
AUD2LCH
            + 0C0 W
                          A
                                    Audio channel 2 location (High 5 bits)
```

```
A
 AUD2LCL + 0C2 W
                                                             Audio channel 2 location (Low 15 bits)
                                                      P
 AUD2LEN
                            OC4 W
                                                            Audio Channel 2 length
                                                      P Audio channel 2 Period
                            0C6 W
 AUD2PER
                            0C8 W
                                                     P Audio Channel 2 Volume
 AUD 2 VOL
                                                     P Audio channel 2 Data
 AUD2DAT
                     & OCA W
                            0CC
                            OCE
                                                          Audio channel 3 location (High 5 bits)
Audio channel 3 location (Low 15 bits)
Audio Channel 3 length
Audio channel 3 Period
Audio Channel 3 Volume
Audio channel 3 Data
 AUD3LCH + ODO W
                                           A
                           0D2 W
0D4 W
0D6 W
0D8 W
                                           A
 AUD3LCL +
                                                     P
 AUD3LEN
 AUD3PER
                                                      P
                                                    P
 AUD3VOL
                     & ODA W
                                                    P
 AUD3DAT
                           ODC
                           ODE
 BPL1PTH + OEO W A
                                                            Bit plane 1 pointer (High 5 bits)
 BPL1PTL + OE2 W A
                                                           Bit plane 1 pointer (Low 15 bits)
 BPL2PTH + OE4 W A
                                                            Bit plane 2 pointer (High 5 bits)
                                                            Bit plane 2 pointer (Low 15 bits)
 BPL2PTL + OE6 W A
                                           A
 BPL3PTH + OE8 W
                                                            Bit plane 3 pointer (High 5 bits)
                                                            Bit plane 3 pointer (Low 15 bits)
 BPL3PTL + OEA W
                                           A
 BPL4PTH + OEC W
                                           A
                                                             Bit plane 4 pointer (High 5 bits)
                                           A
                                                           Bit plane 4 pointer (Low 15 bits)
 BPL4PTL
                  + OEE W
                 ++++
                                           A
                                                              Bit plane 5 pointer (High 5 bits)
 BPL5PTH
                           OFO W
                 + OF2 W
+ OF4 W
+ OF6 W
+ OF8 W
+ OFA W
                                             A
 BPL5PTL
                                                         . Bit plane 5 pointer (Low 15 bits)
                                                           Bit plane 6 pointer (High 5 bits)
Bit plane 6 pointer (Low 15 bits)
Bit plane 7 pointer (High 5 bits)
Bit plane 7 pointer (High 5 bits)
Bit plane 8 pointer (High 5 bits)
Bit plane 8 pointer (High 5 bits)
 BPL6PTH
                                             A
                                            A
 BPL6PTL
                                            A
 BPL7PTH
 BPL7PTL
                                           A
BPL8PTH + OFC W
                                           A
                                           A
                  + OFE W
                                                            Bit plane 8 pointer (Low 15 bits)
 BPL8PTL
                         100 W
                                            A D
 BPLCON0
                                                            Bit plane control register (misc control bits)
                                             D
 BPLCON1
                         102 W
                                                            Bit plane control reg (scroll value PF1, PF2)
                                             D
D
 BPLCON2
                         104 W
                                                            Bit plane control reg (priority control)
 BPLCON3
                           106 W
                                                            Bit plane control reg (enhanced features)
BPL1MOD
                           108 W
                                           A
                                                           Bit plane modulo (odd planes, or active-fetch
                                                           lines if bitplane scan-doubling enabled)
BPL2MOD
                           10A W
                                             A
                                                             Bit Plane modulo (even planes or inactive-fetch
                                                         lines if bitplane scan-doubling enabled)
Bit plane control reg (bitplane and sprite masks)
Extended collision control register
Bit plane 1 data (Parallel to serial convert)
Bit plane 2 data (Parallel to serial convert)
BPLCON4 p 10C W D Bit plane control reg (bitplane and sprite ma CLXCON2 p 10E W D Extended collision control register
BPL1DAT & 110 W D Bit plane 1 data (Parallel to serial convert)
BPL2DAT & 112 W D Bit plane 2 data (Parallel to serial convert)
BPL3DAT & 114 W D Bit plane 3 data (Parallel to serial convert)
BPL4DAT & 116 W D Bit plane 4 data (Parallel to serial convert)
BPL5DAT & 118 W D Bit plane 5 data (Parallel to serial convert)
BPL6DAT & 11A W D Bit plane 6 data (Parallel to serial convert)
BPL7DAT & 11A W D Bit plane 6 data (Parallel to serial convert)
BPL8DAT & 11E W D Bit plane 8 data (Parallel to serial convert)
BPL8DAT & 11E W D Bit plane 8 data (Parallel to serial convert)
SPROPTH + 120 W A Sprite 0 pointer (High 5 bits)
SPROPTH + 120 W A
                                                           Sprite 0 pointer (High 5 bits)
                                                         Sprite 0 pointer (Low 15 bits)
Sprite 1 pointer (High 5 bits)
 SPROPTL
                  + 122 W A
                 + 124 W
+ 126 W
+ 128 W
+ 12A W
+ 12C W
+ 12C W
SPR1PTH + 124 W A Sprite 1 pointer (High 5 bits)
SPR1PTL + 126 W A Sprite 1 pointer (Low 15 bits)
SPR2PTH + 128 W A Sprite 2 pointer (High 5 bits)
SPR2PTL + 12A W A Sprite 2 pointer (Low 15 bits)
SPR3PTH + 12C W A Sprite 3 pointer (High 5 bits)
SPR3PTL + 12E W A Sprite 3 pointer (Low 15 bits)
SPR4PTH + 130 W A Sprite 4 pointer (High 5 bits)
SPR4PTL + 132 W A Sprite 4 pointer (Low 15 bits)
SPR5PTH + 134 W A Sprite 5 pointer (High 5 bits)
SPR5PTL + 136 W A Sprite 5 pointer (Low 15 bits)
SPR6PTH + 138 W A Sprite 6 pointer (High 5 bits)
SPR6PTL + 13A W A Sprite 6 pointer (Low 15 bits)
SPR7PTH + 13C W A Sprite 6 pointer (Low 15 bits)
SPR7PTH + 13C W A Sprite 7 pointer (High 5 bits)
SPR7PTL + 13E W A Sprite 7 pointer (Low 15 bits)
SPR7PTL + 13E W A Sprite 7 pointer (Low 15 bits)
SPR7PTL + 13E W A Sprite 7 pointer (Low 15 bits)
SPR7PTL + 13E W A Sprite 7 pointer (Low 15 bits)
SPR7PTL + 13E W A Sprite 7 pointer (Low 15 bits)
SPR7PTL + 13E W A Sprite 7 pointer (Low 15 bits)
SPR7PTL + 13E W A Sprite 0 Vert-Horiz start position data
                                           A
 SPR1PTH
```

```
      SPROCTL
      %
      142
      W
      A
      D

      SPRODATA
      %
      144
      W
      D

      SPRODATB
      %
      146
      W
      D

      SPR1POS
      %
      148
      W
      A
      D

      SPR1CTL
      %
      14A
      W
      A
      D

      SPR1DATA
      %
      14C
      W
      D

      SPR1DATB
      %
      14E
      W
      D

                                                                            Sprite O position and control data Sprite O image data register A Sprite O image data register B
                                                                          Sprite 1 Vert-Horiz start position data
Sprite 1 position and control data
Sprite 1 image data register A
                                                                                Sprite 1 image data register B

      SPR2POS
      %
      150
      W
      A
      D

      SPR2CTL
      %
      152
      W
      A
      D

      SPR2DATA
      %
      154
      W
      D

      SPR2DATB
      %
      156
      W
      D

                                                                               Sprite 2 Vert-Horiz start position data
                                                                            Sprite 2 position and control data
                                                                                Sprite 2 image data register A
                                                                           Sprite 2 image data register B
                                                                           Sprite 3 Vert-Horiz start position data
Sprite 3 position and control data
Sprite 3 image data register A
  SPR3POS % 158 W A D
  SPR3CTL % 15A W
                                                            A D
  SPR3DATA % 15C W D
                                                             D

      SPR3DATB
      %
      15E
      W
      D

      SPR4POS
      %
      160
      W
      A
      D

      SPR4CTL
      %
      162
      W
      A
      D

      SPR4DATA
      %
      164
      W
      D

      SPR4DATB
      %
      166
      W
      A
      D

      SPR5POS
      %
      16A
      W
      A
      D

      SPR5DATA
      %
      16C
      W
      D

      SPR5DATB
      %
      16E
      W
      D

      SPR6POS
      %
      170
      W
      A
      D

      SPR6CTL
      %
      172
      W
      A
      D

      SPR6DATA
      %
      174
      W
      D

      SPR6DATB
      %
      176
      W
      D

      SPR7POS
      %
      178
      W
      A
      D

  SPR3DATB % 15E W
                                                                                Sprite 3 image data register B
                                                                                Sprite 4 Vert-Horiz start position data
                                                                                Sprite 4 position and control data
                                                                                 Sprite 4 image data register A
                                                                                Sprite 4 image data register B
Sprite 5 Vert-Horiz start position data
Sprite 5 position and control data
Sprite 5 image data register A
                                                                                Sprite 5 image data register B
                                                                                Sprite 6 Vert-Horiz start position data
                                                                                Sprite 6 position and control data
                                                                            Sprite 6 image data register A
Sprite 6 image data register B
  SPR7POS % 178 W A D
                                                                          Sprite 7 Vert-Horiz start position data Sprite 7 position and control data
```

```
h 1C6 W
                    A D
                             Horiz line pos for HBLANK stop
HBSTOP
        h 1C8 W A
                             Highest numbered Vertical line (VARBEAMEN=1)
VTOTAL
                             Vert. line pos for VSYNC stop
        h 1CA W A
VSSTOP
        h 1CC W
                             Vert line for VBLANK start
VBSTRT
                   A
                             Vert line for VBLANK stop
         h 1CE W
VBSTOP
                    A
SPRHSTRT h 1D0 W
                    A
                             UHRES sprite vertical start
        h 1D2 W
h 1D4 W
h 1D6 W
h 1D8 W
SPRHSTOP
                    A
                             UHRES sprite vertical stop
                           UHRES bit plane vertical start
BPLHSTRT
                    A
BPLHSTOP h
                     A
                           UHRES bit plane vertical stop
DUAL mode hires H beam counter write
DUAL mode hires H beam counter read
                     A
HHPOSW
HHPOSR h 1DA R
BEAMCONO h 1DC W
                     A
                            Beam counter control register (SHRES, UHRES, PAL)
                     A
         h 1DE W
                    A
                            Horizontal Sync start (VARHSY)
HSSTRT
         h 1EO W
VSSTRT
                    A
                            Vertical Sync start (VARVSY)
HCENTER h 1E2 W
                   A
                            Horizontal position for Vsync on interlace
DIWHIGH h 1E4 W A D
                            Display window- upper bits for start, stop
        h 1E6 W A
                            UHRES bit plane modulo
BPLHMOD
                           UHRES sprite pointer (High 5 bits)
SPRHPTH
        +h 1E8 W A
SPRHPTL
        +h 1EA W A
                            UHRES sprite pointer (Low 15 bits)
BPLHPTH
        +h 1EC W A
                            VRam (UHRES) bit plane pointer (High 5 bits)
                     A
BPLHPTL
        +h 1EE W
                            VRam (UHRES) bit plane pointer (Low 15 bits)
         1F0-1FA
RESERVED
         P 1FC W A D
                            Fetch MODE register
FMODE
NO-OP (NULL) 1FE
                             Can also indicate last 2 or 3 refresh cycles
                             or the restart of the COPPER after lockup.
```

#### List of Registers ordered Alphabetically

```
P= new register in Pandora Chip Set
p= stuff added or changedin hires chips
```

H= new register in hires chips

h= stuff added or changed in hires chips

A=Agnus/Alice chip, D=Denise/Lisa chip, P=Paula chip

W=Write, R=Read, ER=Early read. This is a DMA data transfer to RAM, from either the Disk or from the Blitter . Ram timing requires data to be on the bus earlier than microprocessor read cycles. These transfers are therefore initiated by Agnus timing, rather than a read address on the register address bus (RGA).

NAME rev ADDR type chip Desription

ADKCON ADKCONR		o, Disk, Uart, Control write o, Disk, Uart, Control read
	BIT# USE	
	15 SET/CLR 14-13 PRECOMP	Set/Clear control bit. Determines if bits written with a 1 get set or cleared. Bits written with a zero are always unchanged.  1-0 CODE PRECOMP VALUE
	14 15 ENECOME	
		00 none 01 140 ns 10 280 ns 11 560 ns
	12 MFMPREC 11 UARTBRK	( 1=MFM precomp 0=GCR precomp) Forces a UART break (clears TXD) if true

Enables disk read synchronizing on a word 10 WORDSYNC equal to DISK SYNC CODE, located in address DSKSYNC (7E).

09 MSBSYNC Enables disk read synchronizing on the MSB

(most signif bit). Appl type GCR Disk data clock rate control 1=fast(2us) 0=slow(4us) 08 FAST (fast for MFM or 2us GCR, slow for 4us GCR)

07 USE3PN Use audio channel 3 to modulate nothing 06 USE2P3 Use audio channel 2 to modulate period of channel 3

05 USE1P2 Use audio channel 1 to modulate period of channel 2

04 USEOP1 Use audio channel 0 to modulate period of channel 1

03 USE3VN Use audio channel 3 to modulate nothing

02 USE2V3 Use audio channel 2 to modulate volume of channel 3

01 USE1V2 Use audio channel 1 to modulate volume of channel 2

00 USEOV1 Use audio channel 0 to modulate volume of channel 1 NOTE If both period and volume are modulated on the same channel, the period and volume wil be alternated. First AUDxDAT word is used for V6-V0 of AUDxVOL Second AUDxDAT word is used for P15-P0 of AUDxPER this alternating sequence is repeated

Audio channel x location (High 5 bits) (old-3 bits) Audio channel x location (Low 15 bits) AUDxLCH h OAO W A A OA2 W AUDxLCL This pair of registers contains the 20 bit starting address (location) of Audio channel x (x=0,1,2,3) DMA data. This is not a pointer register and therefore only needs to be reloaded if a different memory location is to be outputted.

P AUDXLEN OA4 W Audio Channel x length This register contains the length (number of words) of Audio Channel x DMA data.

AUDXPER h OA6 W P Audio channel x Period This register contains the Period (rate) of Audio channel x DMA data transfer.

The minimum period is 124 color clocks. This means that the smallest number that should be placed in this register is 124. This corresponds to a maximum sample frequency of 28.86 khz. (124 decimal = 7C hex). For running with a horiz. frequency that is different (VARBEAMEN=1) the sampling frequency can be higher. Minimum period is (HTOTAL+21)/2 color clocks. See BEAMCONO for details of varbeamen.

AUDXVOL 0A8 W P Audio Channel x Volume This register contains the Volume setting for Audio Channel x. Bits 6,5,4,3,2,1,0 specify 65 linear volume levels as shown below.

> BITS USE \_\_\_\_\_

15-07 Not used

Forces volume to max (64 ones, no zeros)

05-00 Sets one of 64 levels (000000=no output (111111=63 Ones, one zero)

AUDXDAT OAA W Audio channel x Data This register is the Audio channel x (x=0,1,2,3) DMA data buffer. It contains 2 bytes of data (each byte is a twos complement signed integer) that are outputed sequentially (with digital to analog conversion) to the audio output pins. With maximum volume, each byte can drive the audio outputs with 0.8 volts(peak to peak, typ) The audio DMA channel controller automatically transfers data to this register from RAM. The Processor can also write directly to this register. When the DMA data is finished (words outputted=Length) and the data in this register has been used, an audio channel interrupt request

is set.

#### BEAMCONO H 1DC W A Beam Counter control bits

Bit Function 15 (unused) 14 HARDDIS 13 LPENDIS 12 VARVBEN 11 LOLDIS 10 CSCBEN VARVSYEN 9 8 VARHSYEN 7 VARBEAMEN 6 DUAL 5 PAL 4 VARCSYEN 3 (unused, formerly BLANKEN) 2 CSYTRUE 1 VSYTRUE **HSYTRUE** 

and horizontal window limits. It is cleared upon reset. LPENDIS= When this bit is a low and LPE (BPLCON0,BIT 3) is enabled, the light-pen latched value (beam hit position) will be read by VHPOSR, VPOSR and HHPOSR. When the bit is a high the light-pen latched value is ignored and the actual beam counter position is read by VHPOSR, VPOSR and HHPOSR. VARVBEN= Use the comparator generated Vertical Blank (from VBSTRT, VBSTOP) to run the internal chip stuffsending RGA signals to Denise, starting sprites, resetting light pen. It also disables the hard stop on the vertical display window. LOLDIS= Disable long line/short line toggle. This is useful for DUAL mode where even multiples are wanted, or in any single display where this toggling is not desired. CSCBEN= The variable composite sync comes out on the HSY\* pin, and the variable composite blank comes out on the VSY\* pin. The idea is to allow all the information to come out of the chip for a DUAL mode display. The normal monitor uses the normal composite sync, and the variable composite sync & blank come out the HSY\* & VSY\* pins. The bits VARVSYEN & VARHSYEN (below) have priority over this control bit. VARVSYEN= comparator VSY -> VSY\* pin. The variable VSY is set vertically on VSSTRT, reset vertically on VSSTOP, with the horizontal position for set & reset HSSTRT on short fields (all fields are short if LACE=0) and HCENTER on long fields (every other field if LACE=1) VARHSYEN= comparator HSY -> HSY\* pin. Set on HSSTRT value, reset on HSSTOP value. VARBEAMEN= Enables the variable beam counter comparators to operate (allowing different beam counter total values) on the main horiz counter. It also disables hard display stops on both horizontal & vertical.

HARDDIS= This bit is used to disable the hardwire vertical

DUAL= Run the horizontal comparators with the alternate horizontal beam counter, and starts the UHRES pointer chain with the reset of this counter rather than the normal one. This allows the UHRES pointers to come out more than once in a horizontal line, assuming there is some memory bandwidth left (It doesn't work in 640\*400\*4 interlace mode) Also, to keep the 2 displays synced, the horizontal line lengths should be multiples of each other. If you are amazingly clever, you might not need to do this.

PAL= Set appropriate decodes (in normal mode) for PAL.

In variable beam counter mode this bit disables the long line/short line toggle- ends up short line. VARCSYEN= enable CSY\* from the variable decoders to come out the CSY\* (VARCSY is set on HSSTRT match always, and also on HCENTER match when in vertical sync. It is reset on HSSTOP match when VSY\*, and on both HBSTRT & HBSTOP matches during VSY. A reasonable composite can be generated by setting HCENTER half a horiz line from HSSTRT, and HBSTOP at (HSSTOP-HSSTRT) before HCENTER, with HBSTRT at (HSSTOP-HSSTRT) before

HSYTRUE, VSYTRUE, CSYTRUE These change the polarity of the HSY\*, VSY\*, & CSY\* pins to HSY, VSY, & CSY respectively for input & output.

- BLTxPTH h 050 W A BLTxPTL 052 W A Blitter Pointer to x (High 5 bits) Blitter Pointer to x (Low 15 bits) This pair of registers contains the 20 bit address of Blitter source (x=A,B,C) or dest. (x=D) DMA data. This pointer must be preloaded with the starting address of the data to be processed by the blitter. After the Blitter is finished it will contain the last data address (plus increment and modulo).
- BLTxMOD 064 W A Blitter Modulo x This register contains the Modulo for Blitter source (x=A,B,C) or Dest (x=D). A Modulo is a number that is automatically added to the address at the end of each line, in order that the address then points to the start of the next line. Each source or destination has it's own Modulo, allowing each to be a different size, while an identical area of each is used in the Blitter operation.
- BLTAFWM 044 W A Blitter first word mask for source A 046 W A Blitter last word mask for source A BLTALWM The patterns in these two registers are "anded" with the first and last words of each line of data from Source A into the Blitter. A zero in any bit overides data from Source A. These registers should be set to all "ones" for fill mode or for line drawing mode.
- BLTxDAT 074 W Blitter source x data reg This register holds Source x (x=A,B,C) data for use by the Blitter. It is normally loaded by the Blitter DMA channel, however it may also be preloaded by the microprocessor.
- BLTDDAT 000 W Blitter destination data register This register holds the data resulting from each word of Blitter operation until it is sent to a RAM destination. This is a dummy address and cannot be read by the micro. The transfer is automatic during Blitter operation.
- 040 W A BLTCON0 Blitter control register 0 Blitter control register 0 (write lower 8 bits only) BLTCONOL H 05A W This is to speed up software-- the upper bits are often the same.
- BLTCON1 h 042 W Blitter control register 1 A These two control registers are used together to control Blitter operations. There are 2 basic modes, area and line, which are selected by bit 0 of BLTCON1, as shown below. AREA MODE ("normal") LINE MODE (line draw)

BIT# BLTCONO BLTCON1

BIT# BLTCON0 BLTCON1

```
15 ASH3
14 ASH2
                  15 ASH3
                                    BSH3
                                                                     BSH3
                  14 ASH2
                                   BSH2
                                                                    BSH2
                                                 13 ASH1
                  13 ASH1
                                   BSH1
                                                                    BSH1
                                                 12 ASH0
                  12
                      ASA0
                                   BSH0
                                                                    BSH0
                                                 11
                                                        1
                  11
                       USEA
                                   0
                                                                     0
                                    0 0
                                                  10
                  10
                       USEB
                                                        0
                                                                      0
                                                        1
                  09
                       USEC
                                                  09
                                                                      0
                  08
                       USED
                                                  08
                                                                      0
                  07
                                                  07
                                                        LF7
                       LF7
                                   DOFF
                                                                     DOFF
                                    0
                  06
                       LF6
                                                  06
                                                        LF6
                                                                     SIGN
                  05
                       LF5
                                    0
                                                  05
                                                        LF5
                                                                    OVF
                  04
                       LF4
                                                  04
                                                        LF4
                                                                    SUD ;
                                   EFE
                  03
                       LF3
                                                 03
                                                       LF3
                                                                    SUL
                                    IFE
                  02
                       LF2
                                   FCI
                                                  02
                                                       LF2
                                                                    AUL
                  01
                       LF1
                                   DESC
                                                  01
                                                       LF1
                                                                    SING
                  00
                       LF0
                                   LINE (=0)
                                                 00 LF0
                                                                    LINE (=1)
                 ASH3-0 Shift value of A source
                 BSH3-0 Shift value of B source and line texture
                          Mode control bit to use Source A
                  USEA
                  USEB
                          Mode control bit to use Source B
                 USEC
                          Mode control bit to use Source C
                  USED
                          Mode control bit to use Destination D
                  LF7-0
                          Logic function minterm select lines
                          Exclusive fill enable Inclusive fill enable
                  EFE
                  IFE
                 FCI
                          Fill carry input
                          Descending (decreasing address) control bit
                 DESC
                 LINE
                         Line mode control bit
                  SIGN
                         Line draw sign flag
                          Line draw r/l word overflow flag
                  OVF
                  SUD
                          Line draw, Sometimes Up or Down (=AUD*)
                  SUL
                          Line draw, Sometimes Up or Left
                          Line draw, Always Up or Left
                  AUL
                  SING
                          Line draw, Single bit per horiz. line
                  DOFF
                          Disables the D output- for external ALUs
                          The cycle occurs normally, but the data bus is
                          tristate. (hires chips only)
                 A Blitter start and size (window width, height)
This register contains the width and height of the blitter
          058 W
                  operation (in line mode width must =2, height = line length)
                  Writing to this register will start the Blitter, and should
                 be done last, after all pointers and control registers have
                 been initialized.
                       15, 14, 13, 12, 11, 10, 09, 08, 07, 06, 05, 04, 03, 02, 01, 00
                 BIT#
                        h9 h8 h7 h6 h5 h4 h3 h2 h1 h0, w5 w4 w3 w2 w1 w0
                 h=Height=Vertical lines (10 bits=1024 lines max)
                  w=Width =Horiz pixels (6 bits=64 words=1024 pixels max)
BLTSIZH H O5E W
                           Blitter H size & start (11 bit width)
                  A
                 Bit# 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
                        x x x x x w10 w9 w8 w7 w6 w5 w4 w3 w2 w1 w0
                       Blitter V size (15 bit height)
15 14 12 12 11 10 09 08 07 06 05 04 03 02 01 00 x h14 h13 h12 h11 h10 h9 h8 h7 h6 h5 h4 h3 h2 h1 h0
BLTSIZV H 05C W
                  A
                 Bit#
                 These are the blitter size registers for blits larger than
                 the earlier chips could accept. The original commands are
                 retained for compatibility. BLTSIZV should be written first,
                 followed by BLTSIZH, which starts the blitter. BLTSIZV need
                 not be rewritten for subsequent blits if the vertical size
                 is the same. max size of blit 32k pixels * 32k lines
```

x s should be written to 0 for upward compatibility.

BLTSIZE

BPLHDAT H 07A W ext logic UHRES bit plane pointer identifier

UHRES bit plane modulo BPLHMOD H 1E6 W A This is the number (sign extended) that is added to the UHRES bit plane pointer (BPLHPTL, H) every line, and then another 2 is added, just like the other modulos.

BPLHPTH H 1EC W A UHRES (VRAM) bit plane pntr (High 5 bits) A BPLHPTL H 1EE W UHRES (VRAM) bit plane pntr (Low 15 bits) When UHRES is enabled, this pointer comes out on the 2nd' 'free' cycle after the start of each horiz. line. Its modulo is added every time it comes out. 'Free' means priority above the copper and below the fixed stuff (audio, sprites...) BPLHDAT comes out as an identifier on the RGA lines when the pointer address is valid so that external detectors can use this to do the special cycle for the VRAMs. The SHRHDAT gets the first and third free cycles.

BPLHSTOP p 1D6 W UHRES bit plane vertical stop A This controls the line when the data fetch stops for the BPLHPTH, L pointers.

> Bit# Name

15 BPLHWRM 14-11 unused

10-0 V10-V0

BPLHWRM= Swaps the polarity of ARW\* when the BPLHDAT comes out so that external devices can detect the RGA and put things into memory (ECS and later versions).

UHRES bit plane vertical start BPLHSTRT H 1D4 W This controls the line when the data fetch starts for the BPLHPTH, L pointers. V10-V0 on DB10-0.

BPLxPTH Bit plane x pointer (High 5 bits) OEO W A 0E4 x=1,2,3,45,6,7,80E8 0EC

OF0 0F4

P OF8

P OFC

A Bit plane x pointer (Low 15 bits) Address of Bit plane x (x=1,2,3,4,5,6,7,8) DMA data. This BPLxPTL 0E2 0E6 pointer must be reinitalized by the processor or coprocessor OEA OEE to point to the beginning of Bit Plane data every vertical OF2 blank time.

0F6

P OFA

P OFE

BPLxDAT 110 Bit plane x data (Parallel to serial convert) D 112 These registers receive the DMA data fetched from RAM

114 by the Bit Plane address pointers described above.

They may also be written by either micro. 116

They act as a 8 word parallel to serial buffer 118

for up to 8 memory "Bit Planes". (x=1-8 The parallel to serial conversion is triggered whenever bit plane #1 11A

P 11C P 11E is written, indicing the completion of all bit planes

for that word (16/32/64 pixels). The MSB is output first, and

is therefore always on the left.

BPL1MOD 108 W A Bit plane modulo (odd planes)
BPL2MOD 10A W A Bit Plane modulo (even planes)

These registers contain the Modulos for the odd and even bit planes. A Modulo is a number that is automatically added to the address at the end of each line, in order that the address then points to the start of the next line. Since they have separate modulos, the odd and even bit planes may have sizes that are different from each other, as well as different from the Display Window size. If bitplane scan-doubling is enabled, BPL1MOD serves as the primary bitplane modulus and BPL2MOD serves as the alternate. Lines whose LSBs of beam counter and DIWSTRT match are designated primary, whereas lines whose LSBs don't match are designated alternate.

BPLCONO p 100 W A D Bit plane control reg.(misc control bits)
BPLCON1 p 102 W D Bit plane control reg.(horiz. scroll control)
BPLCON2 p 104 W D Bit plane control reg.(new control bits)
BPLCON3 p 106 W D Bit Plane control reg.(enhanced features)
BPLCON4 P 10C W D Bit Plane control reg.(display masks)

These registers control the operation of the Bit Planes and various aspects of the display.

BIT#	BPLCON0	BPLCON1	BPLCON2	BPLCON3	BPLCON4
15	HIRES	PF2H7=0	X	BANK2=0	BPLAM7=0
14	BPU2	PF2H6=0	ZDBPSEL2	BANK1=0	BPLAM6=0
13	BPU1	PF2H1=0	ZDBPSEL1	BANK0=0	BPLAM5=0
12	BPU0	PF2H0=0	ZDBPSEL0	PF2OF2=0	BPLAM4=0
11	HAM	PF1H7=0	ZDBPEN	PF2OF1=1	BPLAM3=0
10	DPF	PF1H6=0	ZDCTEN	PF2OF0=1	BPLAM2=0
09	COLOR	PF1H1=0	KILLEHB	LOCT=0	BPLAM1=0
0.8	GAUD	PF1H0=0	RDRAM=0	X	BPLAM0=0
07	UHRES	PF2H5	SOGEN=0	SPRES1=0	ESPRM7=0
06	SHRES	PF2H4	PF2PRI	SPRES0=0	ESPRM6=0
05	BYPASS=0	PF2H3	PF2P2	BRDRBLNK=0	ESPRM5=0
04	BPU3=0	PF2H2	PF2P1	BRDNTRAN=0	ESPRM4=1
03	LPEN	PF1H5	PF2P0	X	OSPRM7=0
02	LACE	PF1H4	PF1P2	ZDCLKEN=0	OSPRM6=0
01	ERSY	PF1H3	PF1P1	BRDSPRT=0	OSPRM5=0
00	ECSENA=0	PF1H2	PF1P0	EXTBLKEN=0	OSPRM4=1

x= don't care; but drive to 0 for upward compatibility !
=0/=1 bit values initialized by RST pin going low.

HIRES=High resolution(640\*200/640\*400interlace) mode BPUx =Bit plane use code 0000-1000 (NONE thru 8 inclusive) HAM=Hold and Modify mode, now using either 6 or 8 bitplanes.

New HAM mode is invoked when this bit is set and BPU =1000. Now available in all resolutions.

DPF=Double playfield (PF1=odd PF2=even bit planes)

now available in all resolutions

(If BPU=6 and HAM=0 and DPF=0 a special mode is defined that allows bitplane 6 to cause an intensity reduction of the other 5 bitplanes. The color register output selected by 5 bitplanes is shifted to half intensity by the 6th bitplane. This is called EXTRA-HALFBRITE Mode.

COLOR= enables color burst output signal.

GAUD=Genlock audio enable. This level appears on the ZD pin on Denise during all blanking periods, unless ZDCLK bit is set.

ZDCLK bit is set.

UHRES= ultrahi res enables the UHRES pointers (for 1k\*1k)

(also needs bits in DMACON) (hires chips only)

SHRES= super-hi-res mode (35nS pixel width) BYPASS= bitplanes are scrolled and prioritized normally, but bypass color table and 8 bit wide data appear on R(7:0). LPEN =Light pen enable (reset on power up) LACE =Interlace enable (reset on power up) ERSY = External Resync (HSYNC, VSYNC pads become inputs) (reset on power up) ECSENA= When low(default), the following bits in BPLCON3 are disabled: BRDRBLNK, BRDNTRAN, ZDCLKEN, BRDSPRT, and EXTBLKEN. These 5 bits can always be set by writing to BPLCON3, however there effects are inhibited until ECSENA goes high. This allows rapid context switching between pre-ECS viewports and new ones. PF2Hx= Playfield 2 horizontal scroll code, x=0-7 PF1Hx= Playfield 1 horizontal scroll code, x=0-7 where PFyH0=LSB=35nS=1 SHRES pixel(bits have been renamed, old PFyHO now PFyH2, etc.). Note that the scroll range has been quadrupled to allow for wider (32 or 64 bit) bitplanes. ZDBPSELx= 3 bit field which selects which Bit plane is to be used for ZD when ZDBBPEN is set; 000 selects BP1 and 111 selects BP8. ZDBPEN= causes ZD pin to mirror bitplane selected by ZDBPSELx bits. This does not disable the ZD mode defined by ZDCTEN, but rather is "ored" with it. ZDCTEN= causes ZD pin to mirror bit #15 of the active entry in the high color table. When ZDCTEN is reset ZD reverts to mirroring color(0). KILLEHB= disables Extra Half Brite mode. RDRAM= causes color table addresses to read the color table instead of writing to it. SOGEN= when set causes SOG output pin to go high PF2PRI= gives Playfield 2 priority over Playfield 1. PF2Px= Playfield 2 priority code (with resp. to sprites) PF1Px= Playfield 1 priority code (with resp. to sprites) BANKx= selects one of eight color table banks, x=0-2. PF20Fx= determine bitplane color table offset when playfield 2 has priority in dual playfield mode: PF2OF | AFFECTED BITPLANE || OFFSET | 2 | 1 | 0 | | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | (decimal) 0 | 0 | 1 | | - | - | - | - | - | - | 1 | - | 2 | 2 | 4 1 | 0 | 0 | 1 - | - | - | 1 | - | - | - | - | 16 1 | 1 | 0 | | - | 1 | - | - | - | - | - | 64 LOCT= dictates that subsequent color palette values will be written to a second 12-bit color palette, constituting the RGB low-order bits. Writes to the normal high-order color palette are automatically copied to the low-order for backwards compatibility. SPRESx= determine resolution of all 8 sprites (x=0,1): SPRES1 | SPRESO | SPRITE RESOLUTION | 0 | ECS defaults(LORES, HIRES=140nS, SHRES=70nS | 1 | LORES(140nS) | 0 | HIRES(70nS)

Disables hard stops for vert., horiz. display windows

BRDNTRAN= "border area" is non-transparent (ZD pin is low when border is displayed).

\*\*\*\*RESET BY ECSENA\*\*\*\*

ZDCLKEN= ZD pin outputs a 14MHZ clock whose falling edge coincides with high-res(7MHZ) video data. This bit when set disables all other ZD functions.

\*\*\*\*RESET BY ECSENA\*\*\*\*\*

BRDRSPRT= enables sprites outside the display window.
\*\*\*\*RESET BY ECSENA\*\*\*\*

EXTBLKEN= causes BLANK output to be programmable instead of reflecting internal fixed decodes.

\*\*\*\*RESET BY ECSENA\*\*\*\*\*

BPLAMx= this 8 bit field is XOR'ed with the 8 bitplane color address, thereby altering the color address sent to the color table (x=1-8).

ESPRMx= 4 bit field provides the 4 high order color table address bits for even sprites: SPR0, SPR2, SPR4, SPR6. Default value is 0001 binary. (x=7-4)

OSPRMx= 4 bit field provides the 4 high order color table address bits for odd sprites: SPR1, SPR3, SPR5, SPR7. Default value is 0001 binary. (x=7-4)

CLXCON 098 W

D Collision control
This register controls which Bitplanes are included (enabled) in collision detection, and their required state if included. It also controls the individual inclusion of odd numbered sprites in the collision detection, by logically ORing them with their corresponding even numbered sprite. Writing to this register resets the bits in CLXCON2.

BIT#	FUNCTION	DESCRIPTION
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01	ENSP 7 ENSP 5 ENSP 3 ENSP 1 ENBP 6 ENBP 5 ENBP 4 ENBP 3 ENBP 2 ENBP 1 MVBP 6 MVBP 5 MVBP 5 MVBP 5 MVBP 4 MVBP 3 MVBP 3	Enable Sprite 7 (ORed with Sprite 6) Enable Sprite 5 (ORed with Sprite 4) Enable Sprite 3 (ORed with Sprite 2) Enable Sprite 1 (ORed with Sprite 0) Enable Bit Plane 6 (Match reqd. for collision) Enable Bit Plane 5 (Match reqd. for collision) Enable Bit Plane 4 (Match reqd. for collision) Enable Bit Plane 3 (Match reqd. for collision) Enable Bit Plane 2 (Match reqd. for collision) Enable Bit Plane 1 (Match reqd. for collision) Enable Bit Plane 1 (Match reqd. for collision) Match value for Bit Plane 6 collision Match value for Bit Plane 5 collision Match value for Bit Plane 4 collision Match value for Bit Plane 3 collision Match value for Bit Plane 2 collision Match value for Bit Plane 2 collision Match value for Bit Plane 1 collision

CLXCON2 P 10C W D Extended Collision Control

This register controls when bitplanes 7 & 8 are included in collision detection, and their required state if included.

Contents of this register are reset by a write to CLXCON.

\*\*\*\*\* BITS INITIALIZED BY RESET \*\*\*\*\*

BIT#	FUNCTION	DESCRIPTION
15-08	-	unused
07	ENBP8	Enable Bit Plane 8 (Match regd. for collision)
06	ENBP7	Enable Bit Plane 7 (Match reqd. for collision)
05-02	-	unused
01	MVBP8	Match value for Bit Plane 8 collision

00 MVBP7 Match value for Bit Plane 7 collision

> Note: Disabled Bit Planes cannot prevent collisions. Therefore if all bitplanes are disabled, collisions will be continuous, regardless of the match values.

Collision data reg. (Read and clear) CLXDAT OOE R D This address reads (and clears) the collision detection register. The bit assignments are below.

NOTE: Playfield 1 is all odd numbered enabled bit planes. Playfield 2 is all even numbered enabled bit planes

COLLISIONS REGISTERED BIT# \_\_\_\_ 15 not used 14 Sprite 4 (or 5) to Sprite 6 (or 7) 13 Sprite 2 (or 3) to Sprite 6 (or 7) Sprite 2 (or 3) to Sprite 4 (or 5) 12 11 Sprite 0 (or 1) to Sprite 6 (or 7) 10 Sprite 0 (or 1) to Sprite 4 (or 5) 09 Sprite 0 (or 1) to Sprite 2 (or 3) 08 Playfield 2 to Sprite 6 (or 7) 07 Playfield 2 to Sprite 4 (or 5) Playfield 2 to Sprite 2 (or 3) Playfield 2 to Sprite 0 (or 1) 06 05 04 03

Playfield 1 to Sprite 6 (or 7)
Playfield 1 to Sprite 4 (or 5)
Playfield 1 to Sprite 2 (or 3)
Playfield 1 to Sprite 0 (or 1) 02 01

00 Playfield 1 to Playfield 2

COLORxx 180-1BE COLOR table xx There are thirty-two (32) of these registers (xx=00-31) and together with the banking bits they address the 256 locations in the color palette. There are actually two sets of color registers, selection of which is controlled by the LOCT register bit. When LOCT=0 the 4 MSB of RED, GREEN, and BLUE video data are selected along with the T bit for genlocks. The low order set of registers is also selected simultaneously, so that the 4 bit values are automatically extended to 8 bits. This provides compatibility with old software. If the full range of palette values are desired, then LOCT can be set high and independant values for the 4 LSB of RED, GREEN, and BLUE can be written. The low order color registers do not contain a transparency (T) bit. The Table below shows the color register bit usage.

15,14,13,12, 11,10,09,08, 07,06,05,04, 03,02,01,00 LOCT=0 T X X X R7 R6 R5 R4 G7 G6 G5 G4 B7 B6 B5 B4 LOCT=1  $X \quad X \quad X \quad X$ R3 R2 R1 R0 G3 G2 G1 G0 B3 B2 B1 B0

T = TRANSPARENCY R = REDG = GREEN $B = BLUE \qquad X = UNUSED$ 

T bit of COLOR00 thru COLOR31 sets ZD pin HI when that color is selected in all video modes.

COPCON h 02E W Coprocessor control register This is a 1 bit register that when set true, allows the Coprocessor to access the Blitter hardware. This bit is cleared by power on reset, so that the Coprocessor cannot access the Blitter hardware. BIT# NAME FUNCTION

> CDANG Coprocessor danger mode. Allows coprocessor access to all RGA registers if true. (if 0, access to RGA>7E)

#### (on old chips- access to only RGA>3E if CDANG=1) (see VPOSR)

088 S Coprocessor restart at first location COPJMP1 A 08A S Coprocessor restart at second location COPJMP2 A These addresses are strobe addresses, that when written to cause the Coprocessor to jump indirect using the address contained in the First or Second Location registers described below. The Coprocessor itself can write to these addresses, causing it's own jump indirect.

A Coprocessor first location reg (High 5 bits) (old-3 bits) COPILCH h 080 W A Coprocessor first location reg. (Low 15 bits) 082 W COP1LCL COP2LCH h 084 W A Coprocessor second location reg. (High 5 bits) (old-3 bits) COP 2LCL 086 A Coprocessor second location reg(Low 15 bits) These registers contain the jump addresses described above.

COPINS 08C W Coprocessor inst. fetch identify This is a dummy address that is generated by the Coprocessor whenever it is loading instructions into it's own instruction register. This actually occurs every Coprocessor cycle except for the second (IR2) cycle of the MOVE instruction. The Three types of instructions are shown below.

> MOVE Move immediate to dest

WAIT Wait until beam counter is equal to, or greater than. (keeps Coprocessor off of bus until beam position has been reached)

SKIP Skip if beam counter is equal to, or greater than. (skips following MOVE inst. unless beam position has been reached)

		MOVE WAIT UNTIL			SKIP IF		
BIT#	IR1	IR2	IR1	IR2	IR1	IR2	
15	X	RD15	VP7	BFD *	VP7	BFD *	
14	X	RD14	VP6	VE 6	VP6	VE 6	
13	X	RD13	VP5	VE5	VP5	VE5	
12	X	RD12	VP4	VE4	VP4	VE 4	
11	X	RD11	VP3	VE3	VP3	VE3	
10	X	RD10	VP2	VE2	VP2	VE2	
09	X	RD09	VP1	VE1	VP1	VE1	
0.8	DA8	RD08	VP0	VE 0	VP0	VE 0	
07	DA7	RD07	HP8	HE8	HP8	HE8	
06	DA6	RD06	HP7	HE7	HP7	HE7	
05	DA5	RD05	HP6	HE 6	HP6	HE 6	
04	DA4	RD04	HP5	HE5	HP5	HE5	
03	DA3	RD03	HP4	HE4	HP4	HE4	
02	DA2	RD02	HP3	HE3	HP3	HE3	
01	DA1	RD01	HP2	HE2	HP2	HE2	
00	0	RD00	1	0	1	1	

IR1=First instruction register

IR2=Second instruction register

DA =Destination Address for MOVE instruction. Fetched during

IR1 time, used during IR2 time on RGA bus. RD = RAM Data moved by MOVE instruction at IR2 time

directly from RAM to the address given by the DA field. VP =Vertical Beam Position comparison bit

HP =Horizontal Beam Position comparison bit

VE =Enable comparison (mask bit)

HE =Enable comparison (mask bit)

\* NOTE BFD=Blitter finished disable. When this bit is true, the Blitter Finished flag will have no effect on the Coprocessor. When this bit is zero the Blitter Finished flag must be true

(in addition to the rest of the bit comparisons) before the Coprocessor can exit from its wait state, or skip over an instruction. Note that the V7 comparison cannot be masked.

The Coprocessor is basically a 2 cycle machine that requests the bus only during odd memory cycles. (4 memory cycles per in) It has priority over only the Blitter and Micro.

There are only three types of instructions, MOVE immediate, WAIT until ,and SKIP if. All instructions require 2 bus cycles (and two instruction words). Since only the odd bus cycles are requested, 4 memory cycle times are required per instruction. (memory cycles are 280 ns)

There are two indirect jump registers COP1LC and COP2LC. These are 20 bit pointer registers whose contents are used to modify the program counter for initalization or jumps. They are transfered to the program counter whenever strobe addreses COPJMP1 or COPJMP2 are written. In addition COP1LC is automatically used at the beginning of each vertical blank time.

It is important that one of the jump registers be initalized and it's jump strobe address hit, after power up but before Coprocessor DMA is initalized. This insures a determined startup address, and state.

DDFSTRT 092 W DDFSTOP 094 W

092 W A Display data fetch start (Horiz.Position)
094 W A Display data fetch stop (Horiz.Position)

These registers control the horizontal timing of the beginning and end of the Bit Plane DMA display data fetch. The vertical Bit Plane DMA timing is identical to the Display windows described above.

The Bit Plane Modulos are dependent on the Bit Plane horizontal size, and on this data fetch window size.

#### Register bit assignment

BIT# 15,14,13,12,11,10,09,08,07,06,05,04,03,02,01,00 USE X X X X X X X X B H7 H6 H5 H4 H3 H2 X (X bits should always be driven with 0 to maintain upward compatability)

The tables below show the start and stop timing for different register contents.

DDFSTRT(Left edge of display data fetch)

PURPOSE H8,H7,H6,H5,H4

Extra wide (max) \* 0 0 1 0 1

wide 0 0 1 1 0

normal 0 0 1 1 1

narrow 0 1 0 0 0

DDFSTOP(Right edge of display data fetch)

 PURPOSE
 H8,H7,H6,H5,H4

 narrow
 1 1 0 0 1

 normal
 1 1 0 1 0

 wide (max)
 1 1 0 1 1

Note that these numbers will vary with variable beam counter mode set. (The maxes & mins, that is)

DIWSTRT 08E W A D Display Window Start (upper left vert-hor pos)

DIWSTOP 090 W A D Display Window Stop (lower right vert-hor pos)

These registers control the Display window size and position, by locating the upper left and lower right corners.

BIT# 15,14,13,12,11,10,09,08,07,06,05,04,03,02,01,00

USE V7 V6 V5 V4 V3 V2 V1 V0 H9 H8 H7 H6 H5 H4 H3 H2

DIWSTRT is vertically restricted to the upper 2/3 of the display (V8=0), and horizontally restricted to the left 3/4 of the display (H8=0).\* DIWSTOP is vertically restricted to the lower 1/2 of the display (V8=/=V7), and horizontally restricted to the right 1/4 of the display (H8=1).\* \* Poof.. (See DIWHIGH for exceptions)

DIWHIGH p 1E4 W A D Display Window upper bits for start, stop

This is an added register for the Hires chips, and allows
larger start & stop ranges. If it is not written, the above
(DIWSTRT, STOP) description holds. If this register is written
last in a sequence of setting the display window, it sets
direct start & stop positions anywhere on the screen.

It doesn't affect the UHRES pointers.

Bit# 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

x x H10 H1 H0 V10 V9 V8 x x H10 H1 H0 V10 V9 V8

(stop) (start)

Don't care (x) bits should always be written to 0 to maintain upwards compatibility. H1 and H0 values define 70nS and 35nS increments respectively, and are new LISA bits.

NOTE: In all 3 display window registers, horizontal bit positions have been renamed to reflect HIRES pixel increments, e.g. what used be called H0 is now referred to as H2.

DMACON 096 W A D P DMA control write(clear or set)

DMACONR 002 R A P DMA control (and blitter status) read

This register controls all of the DMA channels, and contains

Blitter DMA status bits.

BIT#	FUNCTION	DESCRIPTION
	SET/CLR	Set/Clear control bit. Determines if bits written with a 1 get set or cleared. Bits written with a zero are unchanged.
14	BBUSY	Blitter busy status bit (read only)
	BZERO	Blitter logic zero status bit. (read only)
12		
11		
10	BLTPRI	Blitter DMA priority(over CPU micro) (also called "Blitter Nasty") (disables /BLS pin, preventing micro from stealing any bus cycles while blitter DMA is running)
09	DMAEN	Enable all DMA below (also UHRES dma)
08	BPLEN	Bit Plane DMA enable
07	COPEN	Coprocessor DMA enable
	BLTEN	Blitter DMA enable
	SPREN	Sprite DMA enable
	DSKEN	Disk DMA enable
	AUD3EN	Audio channel 3 DMA enable
	AUD2EN	Audio channel 2 DMA enable
	AUD1EN	Audio channel 1 DMA enable
00	AUD0EN	Audio channel O DMA enable

DSKPTH DSKPTL	h 020 022	W A Disk pointer (High 5 bits) (old-3 bits) W A Disk pointer (Low 15 bits) This pair of registers contains the 20 bit address of Disk DMA data. These address registers must be initalized by the processor or coprocessor before disk DMA is enabled.
DSKLEN	024	This register contains the length (number of words) of Disk DMA data. It also contains 2 control bits. These are a DMA enable bit, and a DMA direction(read/write) bit.  BIT#  15 DMAEN Disk DMA Enable 14 WRITE Disk Write(RAM to Disk) if 1 13-0 LENGTH Length (# of words) of DMA data.
DSKDAT DSKDATR		W P Disk DMA Data write ER P Disk DMA Data read (early read dummy address) This register is the Disk-DMA data buffer. It contains 2 bytes of data that are either sent to (write) or received from (read) the disk. The write mode is enabled by bit 14 of the LENGTH register. The DMA controller automatically transfers data to or from this register and RAM, and when the DMA data is finished (Length=0) it causes a Disk Block Interrupt. See interrupts below.
DSKBYTR	01A	This register is the Disk-Microprocessor data buffer. Data from the disk (in read mode) is loaded into this register one byte at a time, and bit 15 (DSKBYT) is set true. BIT#  15 DSKBYT Disk byte ready (reset on read) 14 DMAON DMAEN(DSKLEN) & DMAEN(DMACON) & DSKEN(DMACON) 13 DISKWRITE Mirror of bit 14 (WRITE) in DSKLEN 12 WORDEQUAL This bit true only while DSKSYNC register equals the data from disk 11-08 0 Not used 07-00 DATA Disk byte data
DSKSYNC	07E	W P Disk sync register, holds the match code for disk read synchronization. See ADKCON bit 10
FMODE	P 1FC	W Memory Fetch Mode This register controls the fetch mechanism for different types of Chip Ram accesses:
	Bit#	Function Description
	15 14	SSCAN2 global enable for sprite scan-doubling. BSCAN2 enables use of 2nd P/F modulus on an alternate line basis to support bitplane
	13-04 03 02 01	scan-doubling unused  SPAGEM Sprite Page Mode (double CAS)  SPR32 Sprite 32 Bit Wide Mode  BPAGEM Bitplane Page Mode (double CAS)  BPL32 Bitplane 32 Bit Wide Mode
	BPAGEM	BPL32 Bitplane Fetch Increment Memory Cycle Bus Width
	0 0 1 1	0 by 2 bytes (as before) normal CAS 16 1 by 4 bytes normal CAS 32 0 by 4 bytes double CAS 16 1 by 8 bytes double CAS 32

	SPAGEM	SPR32	Sprite Fetch Increment Memory Cycle Bus Width	
	0 0 1 1	0 1 0 1	by 2 bytes (as before) normal CAS 16 by 4 bytes normal CAS 32 by 4 bytes double CAS 16 by 8 bytes double CAS 32	
	HBSTOP HBSTRT		W D Horizontal STOP position W D Horizontal START position	
			Bits 7-0 contain the stop and start positions, respectively, for programmed horizontal blanking in 280nS increments. Bits 10-8 provide a fine position control in 35nS increments.	
			FUNCTION DESCRIPTION	
		15-11 10 09 08 07 06 05 04 03	x (unused) H2 140nS H1 70nS H0 35nS H10 35840nS H9 17920nS H8 8960nS H7 4480nS H6 2240nS H5 1120nS H4 560nS	
HCENTER	H 1E2	This i counte	Horizontal position (CCKs) of VSYNC on long field s necessary for interlace mode with variable beam rs. See BEAMCONO for when it affects chip outputs. OTAL for bits.	
		R A W A This i the fa compar	DUAL mode hires H beam counter read  DUAL mode hires H beam counter write  s the secondary beam counter for ster mode, triggering the UHRES pointers & doing the isons for HBSTRT, STOP, HTOTAL, HSSTRT, HSSTOP TOTAL for bits)	
HSSTOP	H 1C2	W A	Horiz line position for HSYNC stop of color clocks for sync stop (HTOTAL for bits)	
HSSTRT	H 1DE	W A Sets #	Horiz line position for HSYNC stop of color clocks for sync start (HTOTAL for bits) AMCONO for details of when these 2 are active.	
HTOTAL	H 1C0	W A Bit# 1 (x's s Horiz PAL bi occur,	Highest color clock count in horiz line  14 13 12 11 10 09 08 07 06 05 04 03 02 10 00  15 14 13 12 11 10 09 08 07 06 05 04 03 02 10 00  16 14 13 12 11 10 09 08 07 06 05 04 03 02 10 00  17 15 15 16 16 17 17 16 17 17 17 17 17 17 17 17 17 17 17 17 17	will
INTREQ INTREQR	09C 01E	This r These by the proces are re	Interrupt Request bits (clear or set) Interrupt request bits (read) egister contains interrupt request bits (or flags). Dits may be polled by the processor, and if enabled bits listed in the next register, they may cause sor interrupts. Both a set and clear operation quired to load arbitary data into this register. It assignments are identical to the Enable register be	low.
INTENA	09A	W	Interrupt Enable bits (clear or set bits)	

P Interrupt Enable bits Read INTENAR 01C R This register contains interrupt enable bits. The bit assignment for both the request, and enable registers is given below. BIT# FUNCT LEVEL DESCRIPTION SET/CLR Set/Clear control bit. Determines if bits written with a 1 get set or cleared. Bits written with a zero are always unchanged. Master interrupt (enable only , no request) 14 INTEN 13 EXTER 6 External interrupt 12 DSKSYN 5 Disk Sync register (DSKSYNC) matches Disk data 5 Serial port Receive Buffer Full 11 RBF AUD3 4 Audio channel 3 block finished 10 09 AUD2 4 Audio channel 2 block finished 08 AUD1 4 Audio channel 1 block finished AUDO 4 Audio channel 0 block finished BLIT 3 Blitter finished 07 06 VERTB 3 Start of Vertical blank 05 04 COPER 3 Coprocessor PORTS 03 2 I/O Ports and timers SOFT 1 Reserved for software initiated interrupt.
DSKBLK 1 Disk Block finished
TBE 1 Serial port Transmit Buffer Empty SOFT 02 01 TBE 1 00 00A R Joystick-mouse 0 data (left vert, horiz) JOY ODAT D Joystick-mouse 1 data (right vert, horiz)

10 Joystick-mouse 1 data (right vert, horiz) D 00C R These addresses each read a 16 bit register. These in turn are

JOY1DAT

loaded from the MDAT serial stream and are clocked in on the rising edge of SCLK. MLD\* output is used to parallel load the external parallel-to-serial converter. This in turn is loaded with the 4 quadrature inputs from each of two game controller ports (8 total) plus 8 miscellaneous control bits which are new for LISA and can be read in upper 8 bits of LISAID. Register bits are as follows:

Mouse counter usage(pins 1,3 =Yclock, pins 2,4 =Xclock)
BIT# 15,14,13,12,11,10,09,08 07,06,05,04,03,02,01,00
JOYODAT Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 X7 X6 X5 X4 X3 X2 X1 X0
JOY1DAT Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 X7 X6 X5 X4 X3 X2 X1 X0

0=left controller pair, 1=right controller pair. (4 counters total). The bit usage for both left and right addresses is shown below. Each 6 bit counter(Y7-Y2, X7-X2) is clocked by 2 of the signals input from the mouse serial stream. Starting with first bit received:

Serial bit		Name		Descript	cion
0	1	МОН	1	JOY0DAT	Horizontal Clock
1	1	MOHQ	1	JOY0DAT	Horizontal Clock (quadrature)
2	1	MOV	1	JOY0DAT	Vertical Clock
3	1	MOVQ	1	JOY ODAT	Vertical Clock (quadrature)
4	1	MlH	1	JOY1DAT	Horizontal Clock
5	1	M1HQ	1	JOY1DAT	Horizontal Clock (quadrature)
6	1	MIV	1	JOY1DAT	Vertical Clock
7	1	MIVO	1	JOY1DAT	Vertical Clock (quadrature)

Bits 1 and 0 of each counter (Y1-Y0, X1-X0) may be read to determine the state of the related input signalpair. This allows these pins to double as joystick switch inputs. Joystick switch closures can be deciphered as follows:

Directions	Pin#	counter bits
Forward	1	Y1 xor Y0 (BIT#09 xor BIT#08)

```
3
                  Left
                                           Y1
                                2
                                           X1 xor X0 (BIT#01 xor BIT#00)
                  Back
                                           X1
                  Right
                              4
                  D
                           Write to all 4 Joystick-mouse counters at once.
JOYTEST 036 W
                 Mouse counter write test data:
                  BIT# 15,14,13,12,11,10,09,08 07,06,05,04,03,02,01,00
               JOYODAT Y7 Y6 Y5 Y4 Y3 Y2 xx xx X7 X6 X5 X4 X3 X2 xx xx
               JOY1DAT Y7 Y6 Y5 Y4 Y3 Y2 xx xx X7 X6 X5 X4 X3 X2 xx xx
                            Denise/Lisa (video out chip) revision level
LISAID H 07C
                     D
                  The original Denise (8362) does not have this register, so
                  whatever value is left over on the bus from the last cycle
                  will be there. ECS DENISE(8373) returns hex(FC) in the lower
                  8 bits. LISA returns hex (F8). The upper 8 bits of this
                  register are loaded from the serial mouse bus, and are reserved
                  for future hardware implentation.
                  The 8 low-order bits bits are encoded as follows:
                  BIT#
                         Description
                  7-4
                         Lisa/Denise/ECS Denise Revision level(decrement to
                         bump revision level, hex F represents Oth rev. level).
                         maintain as a 1 for future generation
                   2
                         When low indicates AA feature set (LISA)
                         When low indicates ECS feature set (LISA or ECS Denise)
                         maintain as a 1 for future generation
POTODAT h 012 R P Pot counter data left pair (vert, horiz) POT1DAT h 014 R P Pot counter data right pair (vert, horiz)
                  These addresses each read a pair of 8 bit pot counters.
                  (4 counters total). The bit assignment for both
                  addresses is shown below. The counters are stopped by signals
                  from 2 controller connectors (left-right) with 2 pins each.
                  BIT# 15,14,13,12,11,10,09,08 07,06,05,04,03,02,01,00
                  RIGHT Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 X7 X6 X5 X4 X3 X2 X1 X0
                  LEFT Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 X7 X6 X5 X4 X3 X2 X1 X0
                            CONNECTORS
                           _____
                                                 PAULA
                          loc. dir. sym pin
                                          ----
                          ____
                                                   ----
                 RIGHT Y RY 9 33
RIGHT X RX 5 32
LEFT Y LY 9 36
LEFT X LX 5 35
With normal (NTSC or PAL) horiz. line rate, the pots will give
                  a full scale (FF) reading with about 500kohms in one
                  frame time. With proportionally faster horiz line times, the counters will count proportionally faster.
                  This should be noted when doing variable beam displays.
POTGO
          034 W
                        P
                          Pot Port (4 bit) Direction and Data,
                             and Pot Counter start.
POTINP
         016 R
                       P Pot pin data read
                  This register controls a 4 bit bi-directional I/O port
                  that shares the same 4 pins as the 4 pot counters above.
                  BIT# FUNCT DESCRIPTION
                  15
                        OUTRY Output enable for Paula pin 33
                  14
                        DATRY
                                 I/O data Paula pin 33
                                Output enable for Paula pin 32 I/O data Paula pin 32
                  13
                        OUTRX
                  12
                        DATRX
```

```
Output enable for Paula pin 36
                 11
                       OUTLY
                       DATLY
                 10
                                 I/O data Paula pin 36
                                Output enable for Paula pin 35
                 09
                       OUTLX
                 0.8
                       DATLX
                                I/O data Paula pin 35
                                 not used
                 07-01 X
                 00
                        START
                                 Start pots (dump capacitors, start counters)
REFPTR
          028
                            Refresh pointer
                 This register is used as a Dynamic RAM refresh address
                 generator. It is writeable for test purposes only, and
                 should never be written by the microprocesor.
SERDAT
          030
                            Serial Port Data and stop bits write
                 This address writes data to a Transmit data buffer.
                 Data from this buffer is moved into a serial shift register
                 for output transmission, whenever it is empty. This sets the Interrupt Request TBE (transmit buffer empty). A stop bit
                 must be provided as part of the data word. The length
                 of the data word is set by the position of the stop bit.
                 BIT# 15,14,13,12,11,10,09,08,07,06,05,04,03,02,01,00
                 USE
                       0 0 0 0 0 0 S D8 D7 D6 D5 D4 D3 D2 D1 D0
                 note: S= stop bit =1 , D= data bits
                            Serial Port Data and Status read
SERDATR
          018 R
                       P
                 This address reads data from a Receive data buffer.
                 Data in this buffer is loaded from a receiving shift register
                 whenever it is full. Several interrupt request bits are also
                 read at this address, along with the data, as shown below.
                 BIT#
                 15
                        OVRUN
                                     Serial port receiver overun
                                     Serial port Receive Buffer Full (mirror)
                 14
                       RBF
                                    Serial port Transmit Buffer Empty (mirror)
Serial port Transmit shift reg. empty
                 13
                       TBE
                 12
                       TSRE
                                    RXD pin receives UART serial data for direct
                 11
                       RXD
                                    bit test by the micro
                 10
                                    Not used
                        X
                 09
                        STP
                                    Stop bit
                 08
                     STP-DB8
                                    Stop bit if LONG, Data bit if not.
                 07
                       DB7
                                    Data bit
                       DB6
                 06
                                     Data bit
                 05
                       DB5
                                     Data bit
                 04
                       DB4
                                     Data bit
                 03
                       DB3
                                     Data bit
                 02
                       DB2
                                     Data bit
                 01
                                     Data bit
                       DB1
                 00
                       DB0
                                     Data bit
SERPER
         032 W
                       P Serial Port Period and control
                 This register contains the control bit LONG reffered to
                 above, and a 15 bit number defining the serial port
                 Baud Rate. If this number is N, then the Baud Rate is
                 1 bit every (N+1) *.2794 Microseconds.
                 BIT#
                 15
                        LONG
                                    Defines Serial Receive as 9 bit word.
                 14-00 RATE
                                   Defines Baud Rate=1/((N+1)*.2794 microsec)
SPRHDAT H 078 W ext logic UHRES sprite identifier & data
                 This identifies the cycle when this pointer address is on the
                 bus accessing the memory.
                            UHRES sprite pointer (High 5 bits)
SPRHPTH H 1E8
              W
SPRHPTL H 1EA W A UHRES sprite pointer (Low 15 bits)
                 This pointer is activated in the 1st & 3rd 'free' cycles
                 (see BPLHPTH, L) after horiz line start. It increments
```

for the next line.

SPRHSTOP H 1D2 W A UHRES sprite vertical display stop

Bit# 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 SPRHWRM x x x x v10 v9 v8 v7 v6 v5 v4 v3 v2 v1 v0

SPRHWRM= Swaps the polarity of ARW\* when the SPRHDAT comes out so that external devices can detect the RGA and put things into memory. (ECS and later chips only)

SPRHSTRT H 1D0 W A UHRES sprite vertical display start

Bit# 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

x x x x x v10 v9 v8 v7 v6 v5 v4 v3 v2 v1 v0

SPRxPTH 120 W A Sprite x pointer (High 5 bits)

SPRxPTL 122 W A Sprite x pointer (Low 15 bits)

This pair of registers contains the 20 bit address of Sprite x (x=0,1,2,3,4,5,6,7) DMA data. These address registers must be initialized by the processor every vertical blank time.

SPRxPOS 140 W A D Sprite x Vert-Horiz start position data

BIT# SYM FUNCTION

15-08 SV7-SV0 Start vertical value. High bit(SV8) is in SPRxCTL reg below.

07-00 SH10-SH3 Sprite horizontal start value. Low-order 3 bits are in SPRxCTL register below. If SSCAN2 bit in FMODE is set, then disable SH10 horizontal coincidence detect. This bit is then free to be used by ALICE as an individual scan double enable.

SPRxCTL p 142 W A D Sprite x position and control data

BIT#	SYM	FUNCTION
15-08 07 06 05 04 03 02 01	EV7-EV0 ATT SV9 EV9 SH1=0 SH0=0 SV8 EV8 SH2	End (stop) vert. value. low 8 bits Sprite attach control bit(odd sprites only) start vert. value 10th bit end (stop) vert. value 10th bit start horiz. value, 70nS increment start horiz. value, 35nS increment Start vert. value 9th bit End (stop) vert. value 9th bit start horiz. value, 140nS increment

These 2 registers work together as position, size and feature Sprite control registers. They are usually loaded by the Sprite DMA channel, during horizontal blank, however they may be loaded by either processor any time. Writing to SPRxCTL disables the corresponding sprite.

SPRxDATA 144 W D Sprite x image data register A SPRxDATB 146 W D Sprite x image data register B

These registers buffer the Sprite image data. They are usually loaded by the Sprite DMA channel but may be loaded by either processor at any time. When a horizontal coincidence occurs the buffers are dumped into shift registers and serially outputed to the display, MSB first on the left. Note: Writing to the A buffer enables (arms) the sprite. Writing to the SPRxCTL register disables the sprite. If enabled, data in the A and B buffers will be output whenever the beam counter equals the sprite horizontal position value in the SPRxPOS register. In lowres mode,

1 sprite pixel is 1 bitplane pixel wide. In HRES and SHRES mode, 1 sprite pixel is 2 bitplane pixels. The DATB bits are the 2SBs (worth 2) for the color registers, and MSB for SHRES. DATA bits are LSBs of the pixels.

STREQU 038 STRVBL 03A STRHOR 03C STRLONG h 03E	S D Strobe for horiz sync with VB(vert. blank) and EQU S D Strobe for horiz sync S D P Strobe for horiz sync S D Strobe for identification of long horz. line(228 CC) One of the first 3 strobe addresses above, it is placed on the RGA bus during the first refresh time slot. The 4th strobe shown above is used during the second refresh time slot of every other line, to identify lines with long counts(228- NTSC, HTOTAL+2- VARBEAMEN=1 hires chips only). There are 4 refresh time slots and any not used for strobes will leave a null (1FE) address on the RGA bus.
VBSTOP H 1CE VBSTRT H 1CC	W A Vertical line for VBLANK stop W A Vertical line for VBLANK strt (V10-0 <- D10-0) Affects CSY* pin if BLANKEN=1 & VSY* Pin if CSCBEN=1 (see BEAMCONO)
VPOSR p 004 VPOSW 02A	R A Read Vert most sig. bits (and frame flop) W A Write Vert most sig. bits (and frame flop) BIT# 15,14,13,12,11,10,09,08, 07,06,05,04,03,02,01,00 USE LOF I6 I5 I4 I3 I2 I1 I0,LOL v10 v9 V8 LOF=Long frame (auto toggle control bit in BPLCONO) I0-I6 chip identification: 8361(regular) or 8370(fat) (agnus-ntsc) = 10 8367(pal) or 8371(fat-pal) (agnus-pal) = 00 8372(fat-hr) (agnushr),thru rev. 4 = 20 PAL,30 NTSC 8372(fat-hr) (agnushr),rev. 5 = 21 PAL,31 NTSC 8374(alice) = 22 PAL,32 NTSC LOL=Long line bit. When low, it indicates short raster line. v9,v10 hires chips only (20,30 identifiers)
VHPOSR 006 VHPOSW 02C	R A Read Vert and Horiz Position of beam, or lightpen W A Write Vert and Horiz Position of beam, or lightpen BIT# 15,14,13,12,11,10,09,08,07,06,05,04,03,02,01,00 USE V7 V6 V5 V4 V3 V2 V1 V0,H8 H7 H6 H5 H4 H3 H2 H1 RESOLUTION=1/160 OF SCREEN WIDTH (280 NS)
VSSTOP H 1CA	W A Vert. position for VSYNC stop. See BEAMCONO for more details. (V10-0 <- D10-0)
VSSTRT H 1E0 VTOTAL H 1C8	W A Vert. position for VSYNC start W A Highest numbered vertical line (VARBEAMEN=1) It's the line number to reset the counter, so there's this many + 1 in a field. The exception is if the LACE bit is set (BPLCONO), in which case every other field is this many +2 & the short field is this many + 1.

# NEW LISA DISPLAY MODES

We now have a palette of 2^24 colours.

## LORES (320x200)

6 Bitplane (non 7 Bitplane 8 Bitplane 8 Bitplane HAM	HAM, non EHB)	64 colours 128 colours 256 colours Any of 2^24 colours	1
		s per playfield ours per playfield. The bank 256 colour palette is selec	

## HIRES (640x200)

5 Bitplanes 6 Bitplanes 7 Bitplanes 8 Bitplanes 6 Bitplanes EHB 6 Bitplanes HAM 8 Bitplanes HAM Dual Playfield,	4096 colours	@ @ @ @ @ ! or @
--	--------------	---------------------------------

## SUPERHIRES (1280x200)

1 or 2 bitplanes, as ECS, but with no colour fudging 3 Bitplanes 8 colours 4 Bitplanes 16 colours 5 Bitplanes 64 colours 7 Bitplanes 128 colours 8 Bitplanes 256 colours 6 Bitplanes EHB 32 * 2 colours 6 Bitplanes HAM 4096 colours 8 Bitplanes HAM any of 2^24 colours Dual Playfield, Max 4 Bitplanes per playfield 16 colours per playfield. The bank of 16 colours	_	or	\$
	-	or	Ş
in the 256 colour palette is selectable per	5		
playfield.			

#### VGA (640x480 non-interlaced)

or 2 bitplanes.	as ECS,	but with no colour fudging	!
	,		@
			@
Bitplanes		32 colours	\$
Bitplanes		64 colours	\$
		128 colours	\$
			\$
Bitplanes		256 Colours	Ş
Bitplanes EHB		32 * 2 colours	\$
			\$
bitpianes ham		4090 COTOULS	Ψ.
	or 2 bitplanes, Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes HAM	Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes Bitplanes	Bitplanes Bitpla

8 Bitplanes HAM any of 2^24 colours \$
Dual Playfield, Max 4 Bitplanes per playfield @ or \$
16 colours per playfield. The bank of 16 colours in the 256 colour palette is selectable per playfield.

All playfield scrolling is now in 35ns increments. Pre AA scrolling was in 140ns increments.

## SCROLL RANGE AS PROGRAMMED IN BPLCON1

1X Modes:	LORES pixels	SHRES pixels
LORES	0-15	0-63
HIRES SHRES	0-7	0-31 0-15
STRES	0-3	0-15
2X Modes:	LORES pixels	SHRES pixels
LORES	0-31	0-127
HIRES	0-15	0-63
SHRES	0-7	0-31
4X Modes:	LORES pixels	SHRES pixels
LORES	0-63	0-255
HIRES	0-31	0-127
SHRES	0-15	0-63
DIII	0 10	0 00

## SPRITES

All sprites can now be displayed in either:

- 1) ECS default mode
- 2) 140ns (this is not ECS mode!)
- 3) 70ns
- 4) 35ns

on any display resolution. eg  $35 \, \mathrm{ns}$  sprites on a lores screen, or  $140 \, \mathrm{ns}$  sprites on a superhires screen.

Sprites are either 16, 32, or 64 bits wide.

Sprites can be attached in any mode (formerly could not attach sprites in the ECS SHRES 35nS resolution mode).

Can use any bank of 16 colours from the 256 colour palette for the sprite colours.

#### KEY:

- ! needs 1x Bandwidth (old modes)
- @ needs 2x Bandwidth (normal CAS 32bit bus width or double CAS 16bit bus width)
- \$ needs 4x Bandwidth (double CAS 32bit bus width)